















Design productivity Less amount of code Less efforts for development & maintenance Less probability of bugs Same SystemC code can be used to generate the RTL for different applications Verification productivity Bulk of functional verification can be done at behavioral level Faster simulation results in faster verification Less code results in fewer bugs related to functionality HLS Quick Start Package (QSP) for AMBA AXI Re-usable master & slave sockets for designing AXI compliant IP blocks Designers focus on functionality of their IP. Need not worry about implementing complex AXI protocol IP designs are protocol independent. AXI sockets can be replaced by the sockets of other bus (eg.. OCP-IP)







