



High Level Synthesis

Re-usable model of AMBA AXI4 communication protocol for HLS based design flow developed using SystemC Synthesis subset

NASCUG, San Francisco, USA (June, 2014)

Presenter

Dinesh Malhotra, CircuitSutra


AUTHORS



Amaranatha reddy, PVS Phaneendra, Umesh Sisodia (CircuitSutra)



High Level Synthesis - Overview



Raising the abstraction of chip design above RTL







AXI protocol features




Features Supported

- ❖ All burst types INCR, FIXED, WRAP
- ❖ Narrow transfers
- ❖ Unaligned transfers
- ❖ Setting strobes at master, checking strobes at slave during write
- ❖ Variable data transfer size (AxSIZE)
- ❖ Multiple outstanding transactions at slave, master

Features not Supported

- ❖ ACE protocol signals: AxCACHE, AxUSER, AxPROT, AxLOCK


Verification Setup



Same test suite used for:

- SystemC design (SystemC Simulator)
- Resultant Verilog design (Verilator + SystemC simulator)

Benefits




- ❖ **Design productivity**
 - ❖ Less amount of code
 - ❖ Less efforts for development & maintenance
 - ❖ Less probability of bugs
 - ❖ Same SystemC code can be used to generate the RTL for different applications


- ❖ **Verification productivity**
 - ❖ Bulk of functional verification can be done at behavioral level
 - ❖ Faster simulation results in faster verification
 - ❖ Less code results in fewer bugs related to functionality

- ❖ **HLS Quick Start Package (QSP) for AMBA AXI**
 - ❖ Re-usable master & slave sockets for designing AXI compliant IP blocks
 - ❖ Designers focus on functionality of their IP. Need not worry about implementing complex AXI protocol
 - ❖ IP designs are protocol independent. AXI sockets can be replaced by the sockets of other bus (eg.. OCP-IP)

Smaller Code Size




Lines of code



Configuration	SystemC (Lines of code)	Verilog (Lines of code)
--method_processing=synthesize --sched_aggressive_2=off	~5000	~25000
--method_processing=translate --sched_aggressive_2=off	~5000	~25000
--method_processing=synthesize --sched_aggressive_2=on	~5000	~28000
--method_processing=translate --sched_aggressive_2=on	~5000	~28000

More than 5x code size reduction

Further benefits can be realized by using same SystemC code to generate RTL for different applications



- ## Future Roadmap
- ❖ Integrate with UVM based verification flow
 - ❖ Optimization
 - ❖ Optimize the code further for specific applications
 - ❖ HLS-QSP
 - ❖ Add new portfolio of re-usable HLS models and modeling infrastructure
 - ❖ OCP-IP bus sockets
 - ❖ Hardware accelerators for widely used algorithms



Transforming Semiconductors
Transforming Electronics

Thank You

www.circuitsutra.com/systemc_ip
info@circuitsutra.com